Abstract: Accurate analytical models for the strain and stress in silicon induced by annular Through-silicon-via (TSV) are proposed. Finite element method (FEM) is used for the model verification. It is shown that errors for the strain and stress models are respectively less than 6.6% and 6.8% for various metal and dielectric materials. Based on the analytical model of stress, keep-out-zones (KOZs) are also evaluated for pMOS and nMOS, as the stress is parallel and perpendicular to transistor channel. Annular TSVs with various materials induce KOZs of less than 6.6 μm. W exhibits the best thermo-mechanical performance with KOZ=0.
Introduction
Three-dimensional integrated circuit (3D IC) is well known as an effective approach to enable lower power consumption, better electrical performance and smaller form factor compared with the conventional technologies. One of the most prospective technologies for 3D integration is through-siliconvia (TSV) [1] .
Fully filled TSV induces mechanical strain and stress in surrounding silicon due to the mismatch in coefficient of thermal expansion (CTE) between TSV metal and silicon, when the structure is subjected to a thermal ramp in the process flow. Fortunately, the partially filled structure, annular TSV, induces much lower stress than the ordinary fully filled TSV [2] . However, there have not been accurate analytical models for the strain and stress induced by annular TSV.
Accurate analytical models for the strain and stress in silicon induced by annular TSV are proposed and verified by finite element method (FEM). Based on the analytical model of thermal stress, keep-out-zone (KOZ) is evaluated. Heterogeneous dielectric and metal materials are taken into account. Since active devices are generally fabricated in the surface of silicon, only surface in-plane stress is studied.
Analytical model
The annular TSV configuration shown in Fig. 1 is used as the baseline structure. Here, D, Ox1, M, Ox2, and Si represent dielectric, the first oxide liner, TSV metal, the second oxide liner, and silicon wafer. Considering the current 3D TSV technology, the parameters in Table I are selected for this letter.
The analytical model developed in this letter is based on the quasi-3D Kane-Mindlin theory [3] with better accuracy than 2D Lame solution. On the basis of symmetry, the displacement vector u i P (i = r, φ, or z) can be written as
where P = D, Ox1, M, Ox2, or Si, represents different materials, and u P (r) and w P (r) are functions to be solved. The elastic strain tensor e ij P (i = r, φ, 
According to Hooke's law, the stresses σ ij P are related with e ij P by
where the shear modulus μ P =E P /[2(1+ν P )]; λ P =2μ P ν P (1-2ν P ) À1 , and δ ij is the Kronecker delta. Based on the average over the wafer thickness, u P (r) and w P (r) are given by
where
, I l and K l are the lth-order modified Bessel functions of the first kind and the second kind, respectively, and a P , b P , c P , d P are twenty constants to be solved. The boundedness of the elastic parts of displacements u r Si and u z Si are at infinity, and a Si and c Si are zero due to the infinite wafer. Since displacement u r D is zero at the center, b D and d D should be zero. The rest of sixteen constants are determined by boundary conditions for the continuity of displacements and stresses at interfaces as follows 
Using Eqs. (1)-(11), models for strain and stress along the radial direction can be obtained as 
Model verification
FEM simulation was performed to verify the analytical models. Various dielectric and metal materials are considered in this letter. The materials are assumed to be linear elastic, and the physical constants are listed in Table II . Here, α, E, and ν are CTE, Young's Module, and Poisson's ratio, respectively. In addition, a thermal load ΔT= À250℃ is assumed.
Cu is kept as metal and the dielectric is changed from SiO 2 , benzocyclobutene (BCB), to Si 3 N 4 . The stain and stress results are summarized in Fig. 2 (a) and Fig. 3 (a) , respectively. Various TSV conductor materials such as Cu, Al, and W are also studied with the dielectric fixed to SiO 2 , as shown in Fig. 2 (b) and Fig. 3 (b) . To fit the FEM simulations, the analytic solutions are multiplied by correction factors (CFs), as listed in Table III . The average errors of corrected analytical solutions as compared to FEM results are also shown in Table III , which prove the accuracy of analytical models. Table II . Thermo-mechanical properties of materials 
KOZ
The KOZ is the region around TSV within which no transistor is allowed to be placed, since the stresses can adversely affect transistor performance and reliability. It can be defined by the region with a change of carrier mobility over 5%. The mobility change Δμ/μ can be evaluated by [4] 
where σ rr is the radial stress, β(θ) is the orientation factor, shown in Table IV , and θ represents the angle between stress applied by the TSV and transistor channel. θ = 0ﾟ and 90ﾟ mean that the stress is parallel and perpendicular to transistor channel, respectively. The values of the orientation factor α(θ) and piezoresistive coefficient Π can be found in [4] .
The KOZ results are displayed in Tables IV and V. It is found that W exhibits the best thermo-mechanical performance with no KOZ. Very close results are shown for Cu and Al, the reason is that the larger CTE and Young's Module, the larger stress, and Cu has smaller CTE and larger Young's Module than Al. TSV with BCB induces bigger stress than other dielectric materials. Therefore, BCB is not desired by annular TSV when stress is a vital factor.
Conclusion
This letter presents analytical models for the thermal strain and stress in silicon induced by annular TSV. FEM is used to verify the proposed models. It is shown that average errors for the thermal strain and stress are shown less than 6.6% and 6.8%, which proves the accuracy of the analytical models. KOZs are estimated based on the analytical model of thermal stress. It is found that W exhibits the best thermo-mechanical performance with no KOZ. Very close results are shown for Cu and Al. Annular TSV with BCB induces bigger stress than other dielectric materials.
